

# DI-25 Design Idea

## DPA-Switch®

### 30 W DC-DC Converter With Synchronous Rectification

Application	Device	Power Output	Input Voltage	Output Voltage	Topology
DC-DC Converter	DPA425R	30 W	36 – 75 VDC	5 V	Forward

#### Design Highlights

- Extremely low component count
- High Efficiency – 90% using synchronous rectification
- Accurate UV/OV allows self-driven synchronous rectification
- No current sense resistor or current transformer required
- Output overload, open loop and thermal protection
- 300 kHz switching frequency – optimizes efficiency when simple self-driven synchronous rectification is used

#### Operation

DPA-Switch greatly simplifies the design compared to a discrete implementation. Resistor R1 programs the input under/over voltages to 33 V and 86 V, respectively, and linearly reduces the maximum duty cycle with input voltage to prevent core saturation during load transients. Tight tolerances of the UV/OV thresholds determine the secondary MOSFETs gate voltage range, allowing low cost, self-driven synchronous rectification. Resistor R3

programs the internal current limit of the DPA425R to 45% of nominal. The larger DPA-Switch selection reduces conduction losses, raising efficiency without design or overload penalty.

DRAIN voltage clamping and core reset is provided by VR1 and the gate capacitance of Q1. The bias supply for U1 is generated from an auxiliary winding on L2, providing higher efficiency than a winding on T1.

Capacitor C17 and R15 drive the gate of Q2, C17 providing DC isolation to prevent Q1 gate overstress during power down. Diode D4 resets the voltage on C17 before the next switching cycle. Resistor R17 filters voltage spikes at the gate of Q1 and D2 prevents the body diode of Q1 from conducting. MOSFETs Q1 and Q2 are connected as self-driven synchronous rectifiers.




Figure 1. DPA-Switch 30 W, 5 V, 6 A DC-DC Converter.

PI-3472-040903

## Key Design Points

- For nominal undervoltage set point  $V_{UV}$ :  
 $R1 = (V_{UV} - 2.35 \text{ V}) / 50 \mu\text{A}$ .  $V_{OV} = (R1 \times 135 \mu\text{A}) + 2.5 \text{ V}$ .
- Select time constant of R16 and C17 to be much longer than the period of one switching cycle.
- Zener VR1 safely limits the DRAIN voltage below  $BV_{DSS}$  and guarantees transformer reset.
- Opto U2 should have a CTR range of 100% to 200% for optimum loop stability.
- At zero load, maximum input voltage, the bias voltage across C4 should be  $\geq 8 \text{ V}$  (12 V to 15 V under nominal conditions).
- Good layout practices should be followed:
  - Locate C5, C6 and R4 close to U1 with grounds returned to the SOURCE pin.
  - Primary return should be connected to the DPA-Switch tab, not the SOURCE pin.
  - Minimize the primary and secondary loop areas to reduce parasitic leakage inductance.
- Consult AN-31 for additional design tips and information.
- Choose C17 to provide adequate gate charge to Q2 at low line (typically 5 V) and to limit Q2 gate to a safe voltage at high line (typically less than 20 V).




Figure 2. DPA-Switch 30 W, 5 V Synchronous Rectifier Efficiency vs. Output Power.

## Output Inductor Parameters

<b>Core Material</b>	RM6ILP Ferroxcube 3F3 material. gapped for ALG of 278 nH/T <sup>2</sup>
<b>Winding Details</b>	Main: 6T, 4 × 26 AWG Bias: 15T, 32 AWG
<b>Bobbin</b>	RM6ILP 8 pin (EPCOS B-65821-A6008-T1 or equivalent)
<b>Winding Order (pin numbers)</b>	Bias: (1-2), tape Main Winding: (7,8-5,6), tape
<b>Primary Inductance</b>	8 $\mu\text{H} \pm 10\%$

Table 1. Output Inductor Construction Information.

## Transformer Parameters

<b>Core Material</b>	EFD20 Ungapped Ferroxcube EFD20-3F3
<b>Bobbin</b>	EFD20 10 pin (B&B B-052 or equivalent)
<b>Winding Details</b>	Primary: 8T + 8T, 25 AWG Secondary: 4T, 0.002" Cu Foil
<b>Winding Order (pin numbers)</b>	Primary (5-3), tape, Secondary (6,7-9,10), tape, Primary (3-1), tape
<b>Inductance</b>	Primary: 307 $\mu\text{H} \pm 25\%$ , Leakage: 1 $\mu\text{H}$ (max.)
<b>Primary Resonant Frequency</b>	3 MHz (minimum)

Table 2. Transformer Construction Information.

Power Integrations  
 5245 Hellyer Avenue  
 San Jose, CA 95138, USA.  
 Main: +1 408-414-9200  
 Customer Service  
 Phone: +1-408-414-9665  
 Fax: +1-408-414-9765  
 Email: usasales@powerint.com

On the Web  
[www.powerint.com](http://www.powerint.com)

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. The products and applications illustrated herein (transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.powerint.com](http://www.powerint.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2004, Power Integrations, Inc.