



no-load and standby. Resistor R2 damps excessive ringing, thereby improving EMI margin.

The output is rectified by diode D7 and filtered by low ESR capacitor C7. Post filtering (L2 and C8) further reduces switching ripple and noise on the main output.

The bias winding is also used to supply current to U3's BP/M pin during steady state operation. The value of R7 is selected to deliver the IC supply current to the BP/M pin, thereby inhibiting the internal high-voltage current source that normally charges the BP/M pin capacitor (C5). This results in reduced input power consumption under light load and no load conditions.




Figure 2. Efficiency vs Line Voltage.




Figure 3. Worst Case EMI Measured at 230 VAC, With Artificial Hand Connected to Secondary Ground. EN55022B Limits Also Shown.

### Key Design Points

- To improve efficiency, a larger device than required for power delivery was selected.
- Resistor R2 allows the use of a slow, low cost rectifier diode by limiting the reverse current through D5 when U3 turns on. The selection of a slow diode also improves conducted EMI immunity, but the diode should be a glass-passivated type with a recovery time of  $\leq 2 \mu s$ . If glass passivated (1N4007GP) is unavailable, an FR107 may be used.
- Resistor R8 and capacitor C10 form the secondary snubber and help to reduce high frequency (radiated) EMI.
- Thermal design of the supply should be made such that the hottest component on the board is U3. The hysteretic temperature shutdown feature of U3 can thus ensure that overall temperature of the board is within acceptable limits.




Figure 4. Source Pin Temperature vs Time Measured at Full Load and 165 VAC Input. (Ambient Temperature = 105 °C).

### Transformer Parameters

<b>Core Material</b>	EF20 NC-2H or equivalent, gapped for ALG of 212 nH/t <sup>2</sup>
<b>Bobbin</b>	EF20, 10-pin Vertical
<b>Winding Details</b>	Primary: 57T × 1, 0.16 mm, tape Bias: 10T × 3, 0.25 mm, 2 layers tape 9 V: 9T × 2, 0.45 mm T.I.W., tape
<b>Winding Order</b>	Primary-1 (3-1), Bias (4-5), 9 V (10-6),
<b>Primary Inductance</b>	686 $\mu H$ , $\pm 12\%$
<b>Primary Resonant Frequency</b>	1 MHz (minimum)
<b>Leakage Inductance</b>	30 $\mu H$ (maximum)

Table 1. Transformer Parameters. (TIW = Triple Insulated Wire)

Power Integrations  
5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1 408-414-9200  
Customer Service  
Phone: +1-408-414-9665  
Fax: +1-408-414-9765  
Email: [usasales@powerint.com](mailto:usasales@powerint.com)

On the Web  
[www.powerint.com](http://www.powerint.com)

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. The products and applications illustrated herein (transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.powerint.com](http://www.powerint.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2008, Power Integrations, Inc.